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An algorithm is presented that generates simplified symbolic 
expressions for the small-signal characteristics of large analogue 
circuits. The expressions are approximated while they are 
wmputed, so that only the most significant terms are generated 
which remain in the final expression. This principle leads to 
dramatic savings in CPU time and memory compared to existing 
techniques, significantly increasing the maximum Size of circuits 
that can be analysed. By taking into account a range for the value 
of a circuit parameter rather than one single number the 
generated symbolic expressions are also generally valid. 
Introduction: In recent years, several symbolic simulators, such as 
ISAAC [I] and ASAP [2], have been developed that can generate 
simplified symbolic expressions of any AC characteristic of an 
analogue circuit in the form of a rational function of the fre- 
quency variable s and of the symbolic circuit parameters. The 
approximation is based on the numerical values of the circuit 
parameters. These programs can be used both interactively to gen- 
erate interpretable expressions, and in design automation systems 
for analogue integrated circuits. Their most important drawback is 
the l i i t e d  size of circuits they can handle. 
The program presented here no longer generates a complete 
symbolic expression prior to approximation, in contrast to con- 
ventional symbolic analysers such as ISAAC and ASAP. Instead, 
only the necessary terms are directly generated with a ‘simplifica- 
tion during generation’ procedure. In this way, larger circuits can 
be analysed than with conventional symbolic analysis [l-31. 
General concept: The method described here uses an algorithm for 
the generation of terms of a network function in decreasing order 
of magnitude. The generation mechanism stops when the devia- 
tion between the numerical value of the sum of generated terms 
for each power of s and the exact total numerical value of the cor- 
responding coefficient is below a predefined error. Hence, the 
numerical value of each coefficient must be computed in advance. 
This is performed with the polynominal interpolation method [3] .  
For the approximation of symbolic expressions, normally fmed 
numerical values are used for the circuit parameters. Hence, an 
approximated symbolic expression might become less accurate 
when it is used for different values of the circuit parameters. In the 
new algorithm, ranges are assigned to the circuit parameter values. 
These ranges are used both in the error control and in the calcula- 
tion of the total numerical value of the coefficient of every power 
of s. In this way, the validity range of the generated symbolic 
expressions is extended. 
Generation of symbolic terms: The basic technique used to generate 
symbolic terms of a network function is the undirected tree enu- 
meration method. In this approach, a valid term corresponds to a 
common spanning tree of the voltage graph and the current graph 
which are directly constructed from the circuit topology. The 
number of trees increases exponentially with the circuit size. 
Because we are interested only in the dominant terms, the new 
algorithm enumerates spanning trees in the voltage graph in 
decreasing order. For every spanning tree, a check is made to 
determine whether the corresponding branches in the current 
graph constitute a spanning tree as well. If so, a valid term is 
found and its sign is determined. 
This technique is performed for every power of the frequency 
variable s in both the numerator and denominator of the network 
function. For a nonzero power of s, say the kth power, spanning 
trees in decreasing order must be generated containing exactly k 
capacitance branches. This can be formulated as the following 
graph problem: given a graph with n nodes and with red and blue 
weighted branches, enumerate in decreasing order the spanning 
trees that contain exactly k blue branches and n - k - 1 red 
branches, in which k can have a value between zero and n - 1. 
This problem is solved using an extension of the algorithm for 
the enumeration of spanning trees in decreasing order in a one- 
coloured graph [4] .  The method repetitively uses a reference tree 
from which trees with smaller weight are deduced. Initially, the 
reference tree is the maximum spanning tree. In a one-coloured 
graph the remaining trees, which have a smaller weight, are 
derived from this reference tree using so-called T-exchanges [4]: for 
a given spanning tree T that contains a branch b, with weight 
w(b,), a T-exchange [be, b,] is the replacement of branch b, by 
branch b, (bf 4 T )  with weight w(bf), such that T - b. U b, is also a 
spanning tree. The weight of the T-exchange is -w(bJ + w(b,). If T 
is the maximum spanning tree, then the next spanning tree is 
found by looking for the T-exchange with the least negative 
weight. To prevent spanning trees from being generated twice, the 
spanning trees that still have to be generated are partitioned into 
two disjoint sets: a set A containing all trees that include branch 
b,, and a set B containing all trees that do not include b , .  The 
maximum spanning tree in A is derived from T by finding the least 
negative exchange from T, while the maximum spanning tree in B 
is derived from T - b. U b f .  The least negative T-exchange among 
all partitions provides the next largest spanning tree. The partition 
that contains this tree is in turn divided into two partitions, and so 
on. 
For the extension to a two-coloured graph, again a reference 
tree is used, which initially is the maximum spanning tree. The cal- 
culation of the maximum spanning tree in a twocoloured graph 
can make use of standard techniques for one-coloured graphs [SI 
applying suitable scale factors. The remaining trees can be derived 
from the reference tree using three kinds of T-exchange: a single 
T-exchange of two red branches, l i e  the exchange described 
above, a single T-exchange of two blue branches, and a double T- 
exchange, consisting of a T-exchange [be, r,] of a blue branch b, 
into a red one rf together with a T-exchange [re, b,] of a red branch 
re into a blue one b,. The weight of this double exchange is -w(bJ 
+ w(rf) - w(rJ + w(bf). When the exchange with the least negative 
weight is found to be a single T-exchange, then the corresponding 
partition is divided in two, just as in the one-coloured case. If the 
least negative exchange is double, then four new partitions are cre- 
ated that cover all spanning trees that still have to be generated: 
(i) trees that contain both be and re 
(ii) trees that contain be and do not contain re 
(iii) trees that contain re and do not contain be 
(iv) trees that contain neither b. nor r, 
For each of these four partitions, single and double T-exchanges 
are updated and the least negative exchange provides the maxi- 
mum spanning tree in that partition. 
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Examples: As a first example, the transfer function of a resistive 
ladder network is computed symbolically with an error of 25%. 
The number of terms of the exact expression for the denominator 
increases exponentially with the number of stages [3]. In Fig. I ,  
the CPU time is shown as a function of the number of ladder 
stages for both conventional symbolic analysis and the new 
approach. The dramatic increase in CPU time with the number of 
stages for conventional symbolic analysis is due to the necessity of 
generating the exact expression before the approximation phase. 
Clearly, the new technique can generate an approximate expres- 
sion in a CPU time that is up to several orders of magnitude 
smaller than with conventional analysis. Moreover, the new tech- 
nique far exceeds the circuit size limits of a conventional symbolic 
analyser. 
Another example is the symbolic computation of a pA741 oper- 
ational amplifier. This circuit, containing 23 nodes, 22 transistors 
and 13 resistors, is much too complex to analyse with conven- 
tional symbolic analysis. The new approach computes the amplifi- 
er’s transfer function with an error of 0.1% in 38s on a SUN 
SPARC I O  workstation, yielding an expression 110 terms long. 
Conclusions: A new algorithm has been presented for generating 
the dominant terms of a network function in symbolic form. The 
method is based on the tree enumeration method. The algorithm 
can analyse large anlogue circuits which are too complex for previ- 
ously reported symbolic analysers. 
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A new model for the calculation of power diode reverse-recovery 
time is described. The model takes into account the effect of 
emitter recombination and is easily incorporated into the PSPICE 
simulator. Comparisons between the proposed model and 
numerical simulation results are presented. 
Introduction: The pin diode is a key component in power electron- 
ics. An accurate modelling of its reverse-recovery behaviour is 
very important for power circuit simulation, as this process can 
lead to large overvoltage or overcurrent stresses in other compo- 
nents, particularly switches. Unfortunately, the standard diode 
model used in SPICE [I], based on integral charge-control equa- 
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tions for the low-injection regime, is inappropriate for analysing 
power pin structures. Consequently, a number of new approaches 
have been recently proposed for power diode modelling [ 2 4 .  
In a recent paper [7] a model for the pin diode reverse-recovery 
time was presented. The model [7] is based on the assumption of 
negligible recombination in the end regions and calculates the 
reverse recovery time by means of a convolution integral. In this 
Letter we propose an extension to the model of [7]. Our approach 
takes into account the emitter recombination effect, which 
strongly influences the power diode recovery time 181, and is easily 
incorporated into the PSPICE simulator [9] as a subcircuit. More- 
over, the calculation of the convolution integral is avoided and a 
fast evaluation of the reverse-recovery time is obtained. 
Proposed model: The carrier distribution in the bd% region of a 
power diode is governed by the ambipolar diffusion equation 
where D. is the ambipolar diffusion coefficient and L, is the ambi- 
polar diffusion length. The boundary conditions for eqn. 1 are 
given by 
where J is the diode current density, b = ~ J c r ,  and the coefficients 
h, and h, account for emitter recombination [8]. The origin of the 
x-axis is assumed at the Pi junction; the base width is indicated 
by w. 
We consider the Laplace transform with respect to time of eqn. 
I ;  this yields an ordinary differential equation for P(x, s) (capital 
letters will be used in the following to indicate L-transformed 
quantities). By solving this equation we obtain 
dP 
dx --(0, s) = P(0,  S ) l i , ( S ) + [ P ( O ,  S ) - P ( U I ,  S ) ] / Z , ( S )  (4) 
with 
sinh(z) 1 z[cosh(z) - 11 (6)  z, = U>- ’ = ; sinh(z) 
where z = (w/&)d(l + no) and t, is the high-level lifetime. Eqns. 4 
and 5 can be interpreted [IO] as the equations of a two-port net- 
work (see Fig. I)  in which node voltages correspond to carrier 
concentration while input and output currents correspond to the 
x-derivative of carrier concentration. The nonlinear boundary con- 
ditions (eqns. 2 and 3) are represented by two nonlinear current 
generators, G, and G,, controlled by J, p(0 )  and p(w,). 
P ( 0 )  P ( W )  .
Fig. 1 Two-port network describing base region of power diode 
To obtain a lumped equivalent circuit model, functions Z, and 
U, are approximated with rational expressions. Function 2, is 
approximated with the first two terms of its Taylor series [IO]: Z, 
= w(l + zV6). In this way the impedance Z,  is represented by the 
series of a resistance R, = w(1 + k/6)  and of an inductance L, = 
w h J 6 ,  where k = (w/LJ2. Function Y, is approximated by using a 
rational function, as follows: Y, = (l/w)(o,z2 + a f ) / ( l  + b2z2). 
The coefficients a,, b, are obtained by using the Pad6 approxima- 
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